SAB 80C51	SAB 80C515 / 80C535 Data Sheet				
Revision H	istory:	Current Version: 08.95			
Previous Ve	ersion:	01.90, 11.92			
Page	Subjects (chang	ges since last revision)			
Several	Extended temp	erature range versions – 40 to + 110 °C are now on request only			
Several	P-MQFP-80 pa	ckage added			
Several	20 MHz AC spe	cification values added			
3	Ordering inform	nation is updated			
17-21	Reset values of	SFR, PCON, IPO, and ADCON corrected			
20	CCH4 / CCL4 re	emoved			
37	I _{OH} test condition	on for V_{OH} / V_{OH1} corrected. I_{L1} now ± 1 μ A			
39 New definition of					
40-47, 54	Minimum variab	le clock is now 3.5 MHz			
52	Input RESET =	V _{SS} in timing "ROM Verification"			

Edition 08.95

This edition was realized using the software system FrameMaker[®].

Published by Siemens AG, Bereich Halbleiter, Marketing-Kommunikation, Balanstraße 73, 81541 München

© Siemens AG 1995. All Rights Reserved.

Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components¹ of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems² with the express written approval of the Semiconductor Group of Siemens AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

High-Performance 8-Bit CMOS Single-Chip Microcontroller

SAB 80C515/80C535

Preliminary

SAB 80C515/80C515-16 SAB 80C535/80C535-16

CMOS microcontroller with factory mask-programmable ROM CMOS microcontroller for external ROM

- 8 K × 8 ROM (SAB 80C515 only)
- 256 × 8 RAM
- Six 8-bit I/O ports, one input port for digital or analog input
- Three 16-bit timer/counters
- Highly flexible reload, capture, compare capabilities
- Full-duplex serial channel
- Twelve interrupt vectors, four priority levels
- 8-bit A/D converter with 8 multiplexed inputs and programmable internal reference voltages
- 16-bit watchdog timer

- Boolean processor
- Most instructions execute in 1 μs (750 ns)
- 4 μs (3 μs) multiply and divide
- External memory expandable up to 128 Kbytes
- Backwardly compatible with SAB 8051
- Functionally compatible with SAB 80515
- Idle and power-down mode
- Plastic leaded chip carrier package: P-LCC-68
- Plastic Metric Quad Flat Package P-MQFP-80
- Two temperature ranges available: 0 to 70 °C (for 12, 16, 20 MHz) – 40 to 85 °C (for 12, 16 MHz)


The SAB 80C515/80C535 is a powerful member of the Siemens SAB 8051 family of 8-bit microcontrollers. It is designed in Siemens ACMOS technology and is functionally compatible with the SAB 80515/80535 devices designed in MYMOS technology.

The SAB 80C515/80C535 is a stand-alone, high-performance single-chip microcontroller based on the SAB 8051/80C51 architecture. While maintaining all the SAB 80C51 operating characteristics, the SAB 80C515/80C535 incorporates several enhancements which significantly increase design flexibility and overall system performance.

In addition, the low-power properties of Siemens ACMOS technology allow applications where power consumption and dissipation are critical. Furthermore, the SAB 80C515/80C535 has two software-selectable modes of reduced activity for further power reduction: idle and power-down mode.

The SAB 80C535 is identical with the SAB 80C515 except that it lacks the on-chip program memory. The SAB 80C515/80C535 is supplied in a 68-pin plastic leaded chip carrier package (P-LCC-68) or in a plastic metric quad flat package (P-MQFP-80).

There are versions for 12, 16 and 20 MHz operation and for 16 MHz operation and for extended temperature ranges – 40 to 85 °C. Versions for extended temperature range – 40 to + 110 °C are available on request.




Ordering Information

Туре	Ordering Code	Package	Description 8-Bit CMOS Microcontroller
SAB 80C515-N	Q67120-DXXXX	P-LCC-68	with mask-programmable ROM, 12 MHz
SAB 80C535-N	Q67120-C0508	P-LCC-68	for external memory, 12 MHz
SAB 80C515-N-T40/85	Q67120-DXXXX	P-LCC-68	with mask-programmable ROM, 12 MHz ext. temperature – 40 to + 85 °C
SAB 80C535-N-T40/85	Q67120-C0510	P-LCC-68	for external memory, 12 MHz ext. temperature – 40 to + 85 °C
SAB 80C515-16-N	Q67120-DXXXX	P-LCC-68	with mask-programmable ROM, 16 MHz
SAB 80C535-16-N	Q67120-C0509	P-LCC-68	for external memory, 16 MHz
SAB 80C535-16-N- T40/85	Q67120-C0562	P-LCC-68	for external memory, 16 MHz ext. temperature – 40 to + 85 °C
SAB 80C535-20-N	Q67120-C0778	P-LCC-68	for external memory, 20 MHz
SAB 80C535-M	Q67120-C0857	P-MQFP-80	for external memory, 12 MHz
SAB 80C515-M	Q67120-DXXXX	P-MQFP-80	with mask-programmable ROM, 12 MHz
SAB 80C535-M-T40/85	Q67120-C0937	P-MQFP-80	for external memory, 12 MHz ext. temperature – 40 to + 85 °C
SAB 80C515-M-T40/85	Q67120-DXXXX	P-MQFP-80	with mask-programmable ROM, 12 MHz ext. temperature – 40 to + 85 °C

Notes: Versions for extended temperature range – 40 to + 110 °C on request. The ordering number of ROM types (DXXXX extension) is defined after program release (verification) of the customer.


Pin Configuration


(top view)



Pin Configuration

(top view)





Logic Symbol

Pin Definitions and Functions

Symbol	Pin P-LCC-68	Pin P-MQFP-80	Input (I) Output (O)	Function
P4.0-P4.7	1-3, 5-9	72-74, 76-80	I/O	Port 4 is an 8-bit bidirectional I/O port with internal pullup resistors. Port 4 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 4 pins being externally pulled low will source current (I_{1L} , in the DC characteristics) because of the internal pullup resistors.
PE	4	75	1	Power saving mode enable A low level on this pin enables the use of the power saving modes (idle mode and power-down mode). When PE is held on high level it is impossible to enter the power saving modes.
RESET	10	1	I	Reset pin A low level on this pin for the duration of two machine cycles while the oscillator is running resets the SAB 80C515. A small internal pullup resistor permits power-on reset using only a capacitor connected to V_{SS} .
V _{AREF}	11	3		Reference voltage for the A/D converter
V _{AGND}	12	4		Reference ground for the A/D converter
P6.7-P6.0	13-20	5-12		Port 6 is an 8-bit undirectional input port. Port pins can be used for digital input if voltage levels simultaneously meet the specifications for high/low input voltages and for the eight multiplexed analog inputs of the A/D converter.

Symbol	Pin P-LCC-68	Pin P-MQFP-80	Input (I) Output (O)	Function
P3.0-P3.7	21-28	15-22	I/O	Port 3 is an 8-bit bidirectional I/O port with internal pullup resistors. Port 3 pins that have1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 3 pins being externally pulled low will source current (I_{IL} , in the DC characteristics) because of the internal pullup resistors. Port 3 also contains the interrupt, timer, serial port and external memory strobe pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. The secondary functions are assigned to the pins of port 3, as follows:
			 – R×D (P3.0): serial port's receiver data input (asynchronous) or data input/ output (synchronous) 	
				 T×D (P3.1): serial port's transmitter data output (asynchronous) or clock output (synchronous)
				 – INT0 (P3.2): interrupt 0 input/timer 0 gate control input
				– T0 (P3.4): counter 0 input
				- T1 (P3.5): counter 1 input
				 WR (P3.6): the write control signal latches the data byte from port 0 into the external data memory
				 RD (P3.7): the read control signal enables the external data memory to port 0

Symbol	Pin P-LCC-68	Pin P-MQFP-80	Input (I) Output (O)	Function
P1.7-P1.0	29-36	24-31	I/O	Port 1 is an 8-bit bidirectional I/O port with internal pullup resistors. Port 1 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 1 pins being externally pulled low will source current (I_{1L} in the DC characteristics) because of the internal pullup resistors. The port is used for the low-order address byte during program verification. Port 1 also contains the interrupt, timer, clock, capture and compare pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate (except when used for the compare functions). The secondary functions are assigned to the port 1 pins as follows:
				 – INT3/CC0 (P1.0): interrupt 3 input/ compare 0 output/capture 0 input
				 INT4/CC1 (P1.1): interrupt 4 input/ compare 1 output/capture 1 input
				 INT5/CC2 (P1.2): interrupt 5 input/ compare 2 output/capture 2 input
				 INT6/CC3 (P1.3): interrupt 6 input/ compare 3 output/capture 3 input
				– INT2 (P1.4): interrupt 2 input
				 T2EX (P1.5): timer 2 external reload trigger input
				- CLKOUT (P1.6): system clock output
				- T2 (P1.7): counter 2 input

Symbol	Pin P-LCC-68	Pin P-MQFP-80	Input (I) Output (O)	Function
XTAL2 XTAL1	39 40	36 37		 XTAL2 Input to the inverting oscillator amplifier and input to the internal clock generator circuits. XTAL1 Output of the inverting oscillator amplifier. To drive the device from an external clock source, XTAL2 should be driven, while XTAL1 is left unconnected. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is divided down by a divide-by-two flip-flop. Minimum and maximum high and low times and rise/fall times specified in the AC characteristics must be observed.
P2.0-P2.7	41-48	38-45	I/O	Port 2 is an 8-bit bidirectional I/O port with internal pullup resistors. Port 2 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 2 pins being externally pulled low will source current (I_{1L} , in the DC characteristics) because of the internal pullup resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX@DPTR). In this application it uses strong internal pullup resistors when issuing 1's. During accesses to external data memory that use 8-bit addresses (MOVX@Ri), port 2 issues the contents of the P2 special function register.

Symbol	Pin P-LCC-68	Pin P-MQFP-80	Input (I) Output (O)	Function
PSEN	49	47	0	The Program store enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periods, except during external data memory accesses. The signal remains high during internal program execution.
ALE	50	48	0	The Address latch enable output is used for latching the address into external memory during normal operation. It is activated every six oscillator periods, except during an external data memory access.
ĒĀ	51	49	ł	External access enable When held high, the SAB 80C515 executes instructions from the internal ROM as long as the PC is less than 8192. When held low, the SAB 80C515 fetches all instructions from external program memory. For the SAB 80C535 this pin must be tied low.
P0.0-P0.7	52-59	52-59	I/O	Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1's written to them float, and in that state can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application it uses strong internal pullup resistors when issuing 1's. Port 0 also outputs the code bytes during program verification in the SAB 80C515. External pullup resistors are required during program verification.

Symbol	Pin P-LCC-68	Pin P-MQFP-80	Input (I) Output (O)	Function
P5.7-P5.0	60-67	60-67	Ι/Ο	Port 5 is an 8-bit bidirectional I/O port with internal pullup resistors. Port 5 pins that have 1's written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 5 pins being externally pulled low will source current ($I_{\rm IL}$ in the DC characteristics) because of the internal pullup resistors.
V _{CC}	37	33	-	Supply voltage during normal, idle, and power-down operation. Internally connected to pin 68.
V _{SS}	38	34	-	Ground (0 V)
V _{CC}	68	69	_	Supply voltage during normal, idle, and power-down operation. Internally connected to pin 37.
N. C.	-	2, 13, 14, 23, 32, 35, 46, 50, 51, 68, 70, 71	-	Not connected These pins of the P-MQFP-80 package must not be connected




Figure 1 Block Diagram

Semiconductor Group

Functional Description

The members of the SAB 80515 family of microcontrollers are:

- SAB 80C515: Microcontroller, designed in Siemens ACMOS technology, with 8 Kbyte factory mask-programmable ROM
- SAB 80C535: ROM-less version of the SAB 80C515
- SAB 80515: Microcontroller, designed in Siemens MYMOS technology, with 8 Kbyte factory mask-programmable ROM
 SAB 805255
- SAB 80535: ROM-less version of the SAB 80515

The SAB 80C535 is identical to the SAB 80C515, except that it lacks the on-chip ROM. In this data sheet the term "SAB 80C515" is used to refer to both the SAB 80C515 and SAB 80C535, unless otherwise noted.

Principles of Architecture

The architecture of the SAB 80C515 is based on the SAB 8051/SAB 80C51 microcontroller family. The following features of the SAB 80C515 are fully compatible with the SAB 80C51 features:

- Instruction set
- External memory expansion interface (port 0 and port 2)
- Full-duplex serial port
- Timer/counter 0 and 1
- Alternate functions on port 3
- The lower 128 bytes of internal RAM and the lower 4 Kbytes of internal ROM

The SAB 80C515 additionally contains 128 bytes of internal RAM and 4 Kbytes of internal ROM, which results in a total of 256 bytes of RAM and 8 Kbytes of ROM on-chip.

The SAB 80C515 has a new 16-bit timer/counter with a 2:1 prescaler, reload mode, compare and capture capability. It also contains at 16-bit watchdog timer, an 8-bit A/D converter with programmable reference voltages, two additional quasi-bidirectional 8-bit ports, one 8-bit input port for analog or digital signals, and a programmable clock output ($f_{OSC}/12$).

Furthermore, the SAB 80C515 has a powerful interrupt structure with 12 vectors and 4 programmable priority levels.

Figure 1 shows a block diagram of the SAB 80C515.

CPU

The SAB 80C515 is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44 % one-byte, 41 % two-byte, and 15 % three-byte instructions. With a 12 MHz crystal, 58 % of the instructions execute in 1.0 μ s.

Memory Organization

The SAB 80C515 manipulates operands in the four memory address spaces described below: Figure 1 illustrates the memory address spaces of the SAB 80C515.

Program Memory

The SAB 80C515 has 8 Kbyte of on-chip ROM, while the SAB 80C535 has no internal ROM. The program memory can be externally expanded up to 64 Kbytes. If the EA pin is held high, the SAB 80C515 executes out of internal ROM unless the address exceeds $1FFF_H$. Locations 2000_H through $0FFFF_H$ are then fetched from the external program memory. If the EA pin is held now, the SAB 80C515 fetches all instructions from the external program memory. Since the SAB 80C535 has no internal ROM, pin EA must be tied low when using this component.


Data Memory

The data memory address space consists of an internal and an external memory space. The internal data memory is divided into three physically separate and distinct blocks:

the lower 128 bytes of RAM, the upper 128 bytes of RAM, and the 128 byte special function register (SRF) area. While the upper 128 bytes of data memory and the SFR area share the same address locations, they are accessed through different addressing modes. The lower 128 bytes of data memory can be accessed through direct or register indirect addressing; the upper 128 bytes of RAM can be accessed through register indirect addressing; the special function registers are accessible through direct addressing.

Four 8-register banks, each bank consisting of eight 8-bit multi-purpose registers, occupy locations 0 through $1F_H$ in the lower RAM area. The next 16 bytes, locations 20_H through $2F_H$, contain 128 directly addressable bit locations. The stack can be located anywhere in the internal data memory address space, and the stack depth can be expanded up to 256 bytes. The external data memory can be expanded up to 64 Kbytes and can be accessed by instruc-

tions that use a 16-bit or an 8-bit address.





Special Function Registers

All registers, except the program counter and the four general purpose register banks, reside in the special function register area. The special function registers include arithmetic registers, pointers, and registers that provide an interface between the CPU and the on-chip peripherals. There are also 128 directly addressable bits within the SFR area. All special function registers are listed in table 1 and table 2.

In table 1 they are organized in numeric order of their addresses. In table 3 they are organized in groups which refer to the functional blocks of the SAB 80C515.

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80 _H 81 _H 82 _H 83 _H 84 _H 85 _H 86 _H 87 _H	P0 ¹⁾ SP DPL DPH reserved reserved reserved PCON	OFF_H 07 _H 00 _H 00 _H XX _H ²⁾ XX _H ²⁾ XX _H ²⁾ 000X 0000 _B ²⁾	98 _Н 99 _Н 9А _Н 9В _Н 9С _Н 9D _Н 9Е _Н 9F _Н	SCON ¹⁾ SBUF reserved reserved reserved reserved reserved	$\begin{array}{c} \textbf{00}_{H} \\ XX_{H}^{2} \end{array}$
88 _H 89 _H 8A _H 8B _H 8C _H 8D _H 8E _H 8F _H	TCON ¹⁾ TMOD TL0 TL1 TH0 TH1 reserved reserved	00 _H 00 _H 00 _H 00 _H 00 _H XX _H ²⁾ XX _H ²⁾	А0_Н А1 _Н А2 _Н А3 _Н А4 _Н А5 _Н А6 _Н А7 _Н	P2 ¹⁾ reserved reserved reserved reserved reserved reserved	0FF_H XX _H ²⁾ XX _H ²⁾
90 _H 91 _H 92 _H 93 _H 94 _H 95 _H 96 _H 97 _H	P1 ¹⁾ reserved reserved reserved reserved reserved reserved	0FF_H XX _H ²⁾ XX _H ²⁾ XX _H ²⁾ XX _H ²⁾ XX _H ²⁾ XX _H ²⁾ XX _H ²⁾	A8 _H A9 _H AA _H AB _H AC _H AD _H AE _H AF _H	IEN0 ¹⁾ IP0 reserved reserved reserved reserved reserved reserved	$\begin{array}{c c} \textbf{00}_{H} \\ \text{X000 0000}_{B} \\ \text{XX}_{H} \\ $

Table 1Special Function Register

¹⁾ Bit-addressable Special Function Register

²⁾ X means that the value is indeterminate and the location is reserved

Table 1 Special Function Register (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
B0 _H	P3 ¹⁾	0FF _H	D0 _H	PSW ¹⁾	00 _H
B1 _H	reserved	XX _H ²⁾	D1 _H	reserved	XX _H ²⁾
B2 _H	reserved	XX _H ²⁾	D2 _H	reserved	XX _H ²⁾
B3 _H	reserved	XX _H ²⁾	D3 _H	reserved	XX _H ²⁾
B4 _H	reserved	XX _H ²⁾	D4 _H	reserved	XX _H ²⁾
B5 _H	reserved	XX _H ²⁾	D5 _H	reserved	XX _H ²⁾
B6 _H	reserved	XX _H ²⁾	D6 _H	reserved	XX _H ²⁾
B7 _H	reserved	XX _H ²⁾	D7 _H	reserved	XX _H ²⁾
B8 _H	IEN1 ¹⁾	00 _H	D8 _H	ADCON ¹⁾	00X0 0000 _B ²⁾
B9 _H	IP1	XX00 0000 _B ²⁾	D9 _H	ADDAT	00 _H
BA _H	reserved	XX_{H}^{2}	DA _H	DAPR	00 _H
BB _H	reserved	XX_{H}^{2}	DB _H	P6	$XX_{H}^{2)}$
BC _H	reserved	XX_{H}^{2}	DCH	reserved	XX_{H}^{2}
BD _H	reserved	XX _H ²)	DDH	reserved	XX_{H}^{2}
BSH	reserved	XX_{H}^{2}	DEH	reserved	$XX_{H}^{2)}$
BF _H	reserved	XX _H ²⁾	DF _H	reserved	XX _H ²⁾
C0 _H	IRCON 1)	00 _H	E0 _H	ACC ¹⁾	00 _H
C1 _H	CCEN	00 _H	E1 _H	reserved	XX _H ²⁾
C2 _H	CCL1	00 _H	E2 _H	reserved	$XX_{H}^{(2)}$
C3 _H	CCH1	00 _H	E3 _H	reserved	XX_{H}^{2}
C4 _H	CCL2	00 _H	E4 _H	reserved	XX _H ²⁾
C5 _H	CCH2	00 _H	E5 _H	reserved	XX _H ²⁾
C6 _H	CCL3	00 _H	E6 _H	reserved	XX _H ²⁾
C7 _H	CCH3	00 _H	E7 _H	reserved	XX _H ²⁾
C8H	T2CON ¹⁾	00 _H	E8 _H	P4 ¹⁾	0FF _H
C9 _H	reserved	XX _H ²⁾	E9 _H	reserved	XX _H ²⁾
CA _H	CRCL	00 _H	EA _H	reserved	XX _H ²⁾
CB _H	CRCH	00 _H	EBH	reserved	XX _H ²⁾
CCH	TL2	00 _H	ECH	reserved	XX _H ²⁾
CD _H	TH2	00 _H	ED _H	reserved	XX _H ²⁾
CEH	reserved	XX _H ²⁾	EEH	reserved	XX _H ²⁾
CF _H	reserved	$XX_{H}^{2)}$	EFH	reserved	$XX_{H}^{(2)}$

¹⁾ Bit-addressable Special Function Register
 ²⁾ X means that the value is indeterminate and the location is reserved

Table 1 Special Function Register (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
F0 _H	B ¹⁾	00 _H	F8 _H	P5 ¹⁾	0FF _H
F1 _H	reserved	XX _H ²⁾	F9 _H	reserved	$XX_{H}^{2)}$
F2 _H	reserved	$XX_{H}^{(2)}$	FAH	reserved	XX _H ²⁾
F3 _H	reserved	$XX_{H}^{(2)}$	FB _H	reserved	XX _H ²⁾
F4 _H	reserved	$XX_{H}^{(2)}$	FCH	reserved	$XX_{H}^{2)}$
F5 _H	reserved	XX _H ²⁾	FD _H	reserved	XX _H ²⁾
F6 _H	reserved	$XX_{H}^{(2)}$	FEH	reserved	$XX_{H}^{2)}$
F7 _H	reserved	XX _H ²⁾	FF _H	reserved	XX _H ²⁾

¹⁾ Bit-addressable Special Function Register
 ²⁾ X means that the value is indeterminate and the location is reserved

Table 2Special Function Registers - Functional Blocks

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL PSW SP	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Program Status Word Register Stack Pointer	$\begin{array}{c} \textbf{0E0}_{\textbf{H}} \ ^{1)} \\ \textbf{0F0}_{\textbf{H}} \ ^{1)} \\ 83_{\textbf{H}} \\ 82_{\textbf{H}} \\ \textbf{0D0}_{\textbf{H}} \ ^{1)} \\ 81_{\textbf{H}} \end{array}$	00 _H 00 _H 00 _H 00 _H 00 _H 07 _H
A/D- Converter	ADCON ADDAT DAPR	A/D Converter Control Register A/D Converter Data Register D/A Converter Program Register	0D8_H ¹⁾ 0D9 _H 0DA _H	00X0 0000 _B ²⁾ 00 _H 00 _H
Interrupt System	EN0 IEN1 IP0 IP1 IRCON TCON ²⁾ T2CON ²⁾	Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0 Interrupt Priority Register 1 Interrupt Request Control Register Timer Control Register Timer 2 Control Register	0A8_H ¹⁾ 0B8_H ¹⁾ 0A9 _H 0B9 _H 0C0_H ¹⁾ 88_H ¹⁾ 0C8_H ¹⁾	00 _H 00 _H 00 _H X000 0000 _B ²⁾ XX00 0000 _B ³⁾ 00 _H 00 _H
Compare/ Capture- Unit (CCU)	CCEN CCH1 CCH2 CCH3 CCL1 CCL2 CCL3 CRCH CRCL TH2 TL2 TL2 T2CON	Comp./Capture Enable Reg. Comp./Capture Reg. 1, High Byte Comp./Capture Reg. 2, High Byte Comp./Capture Reg. 3, High Byte Comp./Capture Reg. 1, Low Byte Comp./Capture Reg. 2, Low Byte Comp./Capture Reg. 3, Low Byte Com./Rel./Capt. Reg. High Byte Com./Rel./Capt. Reg. Low Byte Timer 2, High Byte Timer 2, Low Byte Timer 2 Control Register	$\begin{array}{c} 0C1_{H} \\ 0C3_{H} \\ 0C5_{H} \\ 0C7_{H} \\ 0C2_{H} \\ 0C4_{H} \\ 0C6_{H} \\ 0C6_{H} \\ 0CB_{H} \\ 0CA_{H} \\ 0CD_{H} \\ 0CC_{H} \\ 0C8_{H} ^{1)} \end{array}$	00 _H 00 _H 00 _H 00 _H 00 _H 00 _H 00 _H 00 _H 00 _H 00 _H

¹⁾ Bit-addressable special function registers

²⁾ This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

³⁾ X means that the value is indeterminate and the location is reserved

Table 2 Special Function Registers- Functional Blocks (cont'd)

Block	Symbol	Name	Address	Contents after Reset	
P1 P2 P3 P4 P5		Port 0 Port 1 Port 2 Port 3 Port 4 Port 5 Port 6, Analog/Digital Input	80 _H ¹⁾ 90 _H ¹⁾ 0A0 _H ¹⁾ 0B0 _H ¹⁾ 0E8 _H ¹⁾ 0F8 _H ¹⁾ 0DB _H	OFF _H OFF _H OFF _H OFF _H OFF _H	
Pow.Sav.M odes	PCON	Power Control Register87 _H		000X 0000 _B ²⁾	
Serial Channels	ADCON ²⁾ PCON ²⁾ SBUF SCON	A/D Converter Control Reg. Power Control Register Serial Channel Buffer Reg. Serial Channel Control Reg.	0D8_H ¹⁾ 87 _H 99 _H 98_H ¹⁾	00X0 0000 _B ²⁾ 000X 0000 _B ²⁾ 0XX _H ³⁾ 00 _H	
Timer 0/ Timer 1	TCON TH0 TH1 TL0 TL1 TMOD	Timer Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88 _H ¹⁾ 8C _H 8D _H 8A _H 8B _H 89 _H	00 _H 00 _H 00 _H 00 _H 00 _H	
Watchdog	IEN0 ²⁾ IEN1 ²⁾ IP0 ²⁾ IP1 ²⁾	Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0 Interrupt Priority Register 1	0A8_H ¹⁾ 0B8_H ¹⁾ 0A9 _H 0B9 _H	00 _H 00 _H X000 0000 _B ²⁾ XX00 0000 _B ³⁾	

¹⁾ Bit-addressable special function registers

²⁾ This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

³⁾ X means that the value is indeterminate and the location is reserved

I/O Ports

The SAB 80C515 has six 8-bit I/O ports and one 8-bit input port. Port 0 is an open-drain bidirectional I/O port, while ports 1 to 5 are quasi-bidirectional I/O ports with internal pullup resistors. That means, when configured as inputs, ports 1 to 5 will be pulled high and will source current when externally pulled low. Port 0 will float when configured as input.

Port 0 and port 2 can be used to expand the program and data memory externally. During an access to external memory, port 0 emits the low-order address byte and reads/writes the data byte, while port 2 emits the high-order address byte. In this function, port 0 is not an open-drain port, but uses a strong internal pullup FET. Ports 1 and 3 are provided for several alternate functions, as listed below:

Port	Symbol	Function
P1.0	INT3/CC0	External interrupt 3 input, compare 0 output, capture 0 input
P1.1	INT4/CC1	External interrupt 4 input, compare 1 output, capture 1 input
P1.2	INT5/CC2	External interrupt 5 input, compare 2 output, capture 2 input
P1.3	INT6/CC3	External interrupt 6 input, compare 3 output, capture 3 input
P1.4	INT2	External interrupt 2 input
P1.5	T2EX	Timer 2 external reload trigger input
P1.6	CLKOUT	System clock output
P1.7	T2	Timer 2 external count or gate input
P3.0	R×D	Serial port's receiver data input (asynchronous) or data input/output
		(synchronous)
P3.1	T×D	Serial port's transmitter data output (asynchronous) or clock output
		(synchronous)
P3.2	INTO	External interrupt 0 input, timer 0 gate control
P3.3	INT1	External interrupt 1 input, timer 1 gate control
P3.4	T0	Timer 0 external counter input
P3.5	T1	Timer 1 external counter input
P3.6	WR	External data memory write strobe
P3.7	RD	External data memory read strobe

The SAB 80C515 has dual-purpose input port. As the ANx lines in the SAB 80515 (NMOS version), the eight port lines at port 6 can be used as analog inputs. But if the input voltages at port 6 meet the specified digital input levels (V_{IL} an d V_{IH}), the port can also be used as digital input port. Reading the special function register P6 allows the user to input the digital values currently applied to the port pins. It is not necessary to select these modes by software; the voltages applied at port 6 pins can be converted to digital values using the A/D converter and at the same time the pins can be read via SFR P6.

It must be noted, however, that the results in port P6 bits will be indeterminate if the levels at the corresponding pins are not within their respective V_{IL}/V_{IH} specifications. Furthermore, it is not possible to use port P6 as output lines. Special function register P6 is located at address ODB_{H} .

Timer/Counters

The SAB 80C515 contains three 16-bit timers/counters which are useful in many applications for timing and counting. The input clock for each timer/counter is 1/12 of the oscillator frequency in the timer operation or can be taken from an external clock source for the counter operation (maximum count rate is 1/24 of the oscillator frequency).

- Timer/Counter 0 and 1

These timers/counters can operate in four modes:

- Mode 0: 8-bit timer/counter with 32:1 prescaler
- Mode 1: 16-bit timer/counter
- Mode 2: 8-bit timer/counter with 8-bit auto-reload
- Mode 3: Timer/counter 0 is configured as one 8-bit timer/counter and one 8-bit timer; Timer/counter 1 in this mode holds its count.

External inputs INT0 and INT1 can be programmed to function as a gate for timer/counters 0 and 1 to facilitate pulse width measurements.

- Timer/Counter 2

Timer/counter 2 of the SAB 80C515 is a 16-bit timer/counter with several additional features. It offers a 2:1 prescaler, a selectable gate function, and compare, capture and reload functions. Corresponding to the 16-bit timer register there are four 16-bit capture/compare registers, one of them can be used to perform a 16-bit reload on a timer overflow or external event. Each of these registers corresponds to a pin of port 1 for capture input/compare output. Figure 3 shows a block diagram of timer/counter 2.

Reload

A 16-bit reload can be performed with the 16-bit CRC register consisting of CRCL and CRCH. There are two modes from which to select:

- Mode 0: Reload is caused by a timer 2 overflow (auto-reload).
- Mode 1: Reload is caused in response to a negative transition at pin T2EX (P1.5), which can also request an interrupt.

Capture

This feature permits saving the actual timer/counter contents into a selected register upon an external event or a software write operation. Two modes are provided to latch the current 16-bit value in timer 2 registers TL2 and TH2 into a dedicated capture register:

- Mode 0: Capture is performed in response to a transition at the corresponding port 1 pins CC0 to CC3.
- Mode 1: Write operation into the low-order byte of the dedicated capture register causes the timer 2 contents to be latched into this register.

Compare

In the compare mode, the 16-bit values stored in the dedicated compare registers are compared to the contents of the timer 2 registers. If the count value in the timer 2 registers matches one of the stored values, an appropriate output signal is generated and an interrupt is requested. Two compare modes are provided:

- Mode 0: Upon a match the output signal changes from low to high. It goes back to a low level when timer 2 overflows.
- Mode 1: The transition of the output signal can be determined by software. A timer 2 overflow causes no output change




Figure 3 Block Diagram of Timer/Counter 2

Serial Port

The serial port of the SAB 80C515 enables full duplex communication between microcontrollers or between microcontroller and peripheral devices. The serial port can operate in 4 modes:

- Mode 0: Shift register mode. Serial data enters and exits through R×D. T×D outputs the shift clock. 8-bits are transmitted/received: 8 data bits (LSB first). The baud rate is fixed at 1/12 of the oscillator frequency.
- Mode 1: 10-bits are transmitted (through R×D) or received (through T×D): a start bit (0), 8 data bits (LSB first), and a stop bit (1). The baud rate is variable.
- Mode 2: 11-bits are transmitted (through R×D) or received (through T×D): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). The baud rate is programmable to either 1/32 or 1/64 of the oscillator frequency.
- Mode 3: 11-bits are transmitted (through T×D) or received (through R×D): a start bit (0), 8 data bits (LSB first), a programmable 9th data bit, and a stop bit (1). Mode 3 is identical to mode 2 except for the baud rate. The baud rate in mode 3 is variable.

The variable baud rates in modes 1 and 3 can be generated by timer 1 or an internal baud rate generator.

A/D Converter

The 8-bit A/D converter of the SAB 80C515 has eight multiplexed analog inputs (Port 6) and uses the successive approximation method.

There are three characteristic time frames in a conversion cycle (see A/D converter characteristics): the <u>conversion time</u> $t_{\rm C}$, which is the time required for one conversion; the <u>sample time</u> $t_{\rm S}$ which is included in the conversion time and is measured from the start of the conversion; the <u>load time</u> $t_{\rm L}$, which in turn is part of the sample time and also is measured from the conversion start.

Within the <u>load time</u> t_L , the analog input capacitance C_l must be loaded to the analog input voltage level. For the rest of the <u>sample time</u> t_S , after the load time has passed, the selected analog input must be held constant. During the rest of the <u>conversion time</u> t_C the conversion itself is actually performed. Conversion can be programmed to be single or continuous; at the end of a conversion an interrupt can be generated.

A unique feature is the capability of internal reference voltage programming. The internal reference voltages V_{IntAREF} and V_{IntAGND} for the A/D converter both are programmable to one of 16 steps with respect to the external reference voltages. This feature permits a conversion with a smaller internal reference voltage range to gain a higher resolution.

In addition, the internal reference voltages can easily be adapted by software to the desired analog input voltage range.

Figure 4 shows a block diagram of the A/D converter.




Figure 4 Block Diagram of the A/D Converter

Interrupt Structure

The SAB 80C515 has 12 interrupt vectors with the following vector addresses and request flags:

Table 3Interrupt Sources and Vectors

Source (Request Flags)	Vector Address	Vector
IEO	0003 _H	External interrupt 0
TF0	000B _H	Timer 0 interrupt
IE1	0013 _H	External interrupt 1
TF1	001B _H	Timer 1 interrupt
RI + TI	0023 _H	Serial port interrupt
TF2 + EXF2	002B _H	Timer 2 interrupt
IADC	0043 _H	A/D converter interrupt
IEX2	004B _H	External interrupt 2
IEX3	0053 _H	External interrupt 3
IEX4	005B _H	External interrupt 4
IEX5	0063 _H	External interrupt 5
IEX6	006B _H	External interrupt 6

Each interrupt vector can be individually enabled/disabled. The minimum response time to an interrupt request is more than 3 machine cycles and less than 9 machine cycles.

Figure 5 shows the interrupt request sources.

External interrupts 0 and 1 can be activated by a low-level or a negative transition (selectable) at their corresponding input pin, external interrupts 2 and 3 can be programmed for triggering on a negative or a positive transition. The external interrupts 3 or 6 are combined with the corresponding alternate functions compare (output) and capture (input) on port 1.

For programming of the priority levels the interrupt vectors are combined to pairs. Each pair can be programmed individually to one of four priority levels by setting or clearing one bit in the special function register IPO and one in IP1.

Figure 6 shows the priority level structure.




Figure 5 Interrupt Request Sources




Figure 6 Interrupt Priority Level Structure

Watchdog Timer

This feature is provided as a means of graceful recovery from a software upset. After an external reset, the watchdog timer is cleared and stopped. It can be started and cleared by software, but it cannot be stopped during active mode of the device. If the software fails to clear the watchdog timer at least every 65532 machine cycles (about 65 ms if a 12 MHz oscillator frequency is used), an internal reset will be initiated. The reset cause (external reset or reset caused by the watchdog) can be examined by software. To clear the watchdog, two bits in two different special function registers must be set by two consecutive instructions (bits IEN0.6 and IEN1.6). This is done to prevent the watchdog from being cleared by unexpected opcodes.

It must be noted, however, that the watchdog timer is halted during the idle mode and powerdown mode of the processor (see section "Power Saving Modes" below).

Therefore, it is possible to use the idle mode in combination with the watchdog timer function. But even the watchdog timer cannot reset the device when one of the power saving modes has been is entered accidentally.

For these reasons several precautions are taken against unintentional entering of the powerdown or idle mode (see below).

Power Saving Modes

The ACMOS technology of the SAB 80C515 allows two new power saving modes of the device: The idle mode and the power-down mode. These modes replace the power-down supply mode via pin V_{PD} of the SAB 80515 (NMOS). The SAB 80C515 is supplied via pins V_{CC} also during idle and power-down operation.

However, there are applications where unintentional entering of these power saving modes must be absolutely avoided. Such critical applications often use the watchdog timer to prevent the system from program upsets. Then accidental entering of the power saving modes would even stop the watchdog timer and would circumvent the watchdog timer's task of system protection.

Thus, the SAB 80C515 has an extra pin that allows it to disable both of the power saving modes. When pin \overline{PE} is held high, idle mode and power-down mode are completely disabled and the instruction sequences that are used for entering these modes (see below) will NOT affect the normal operations of the device. When \overline{PE} is held low, the use of the idle mode and power-down mode is possible as described in the following sections.

Pin \overline{PE} has a weak internal pullup resistor. Thus, when left open, the power saving modes are disabled.

The Special Function Register PCON

In the NMOS version SAB 80515 the SFR PCON (address 87_{H}) contains only bit SMOD; in the CMOS version SAB 80C515 there are more bits used (see table 4).

The bits PDE, PDS and IDLE, IDLS select the power-down mode or the idle mode, respectively, when the use of the power saving modes is enabled by pin \overline{PE} (see next page).

If the power-down mode and the idle mode are set at the same time, power-down takes precedence.

Furthermore, register PCON contains two general purpose flags. For example, the flag bits GF0 and GF1 can be used to give an indication if an interrupt occurred during normal operation or during an idle. Then an instruction that activates Idle can also set one or both flag bits. When idle is terminated by an interrupt, the interrupt service routine can examine the flag bits. The reset value of PCON is $000X0000_B$.

Table 4 SFR PCON (87H)

SMOD	PDS	IDLS	_	GF1	GF0	PDE	IDLE	87H
7	6	5	4	3	2	1	0	

Symbol	Position	Function
SMOD	PCON.7	When set, the baud rate of the serial channel in mode 1, 2, 3 is doubled.
PDS	PCON.6	Power-down start bit. The instruction that sets the PDS flag bit is the last instruction before entering the power-down mode.
IDLS	PCON.5	Idle start bit. The instruction that sets the IDLS flag bit is the last instruction before entering the idle mode.
-	PCON.4	Reserved
GF1	PCON.3	General purpose flag
GF0	PCON.2	General purpose flag
PDE	PCON.1	Power-down enable bit. When set, starting of the power- down mode is enabled.
IDLE	PCON.0	Idle mode enable bit. When set, starting of the idle mode is enabled.

Idle Mode

In the idle mode the oscillator of the SAB 80C515 continues to run, but the CPU is gated off from the clock signal. However, the interrupt system, the serial port, the A/D converter, and all timers with the exception of the watchdog timer are further provided with the clock. The CPU status is preserved in its entirety: the stack pointer, program counter, program status word, accumulator, and all other registers maintain their data during idle mode.

The reduction of power consumption, which can be achieved by this feature depends on the number of peripherals running.

If all timers are stopped and the A/D converter and the serial interface are not running, the maximum power reduction can be achieved. This state is also the test condition for the idle mode I_{CC} (see DC characteristics, note 5).

So the user has to take care which peripheral should continue to run and which has to be stopped during idle mode. Also the state of all port pins – either the pins controlled by their latches or controlled by their secondary functions – depends on the status of the controller when entering idle mode.

Normally the port pins hold the logical state they had at the time idle mode was activated. If some pins are programmed to serve their alternate functions they still continue to output during idle mode if the assigned function is on. This applies to the compare outputs as well as to the clock output signal or to the serial interface in case it cannot finish reception or transmission during normal operation. The control signals ALE and PSEN hold at logic high levels (see table 5).

	Last instruction internal code m		Last instruction executed from external code memory		
Outputs	Idle	Power-down	Idle	Power-down	
ALE	High	Low	High	Low	
PSEN	High	Low	High	Low	
PORT 0	Data	Data	Float	Float	
PORT 1	Data/alternate outputs	Data/last output	Data/alternate outputs	Data/last output	
PORT 2	Data	Data	Address	Data	
PORT 3	Data/alternate outputs	Data/last output	Data/alternate outputs	Data/last output	
PORT 4	Data	Data	Data	Data	
PORT 5	Data	Data	Data	Data	

Table 5Status of External Pins During Idle and Power-Down Mode

As in normal operation mode, the ports can be used as inputs during idle mode. Thus a capture or reload operation can be triggered, the timers can be used to count external events, and external interrupts will be detected.

The idle mode is a useful feature which makes it possible to "freeze" the processor's status – either for a predefined time, or until an external event reverts the controller to normal operation, as discussed below. The watchdog timer is the only peripheral which is automatically stopped during idle mode. If it were not disabled on entering idle mode, the watchdog timer would reset the controller, thus abandoning the idle mode.

When idle mode is used, pin PE must be held on low level. The idle mode is then entered by two consecutive instructions. The first instruction sets the flag bit IDLE (PCON.0) and must not set bit IDLS (PCON.5), the following instruction sets the start bit IDLS (PCON.5) and must not set bit IDLE (PCON.0). The hardware ensures that a concurrent setting of both bits, IDLE and IDLS, does not initiate the idle mode. Bits IDLE and IDLS will automatically be cleared after being set. If one of these register bits is read the value that appears is 0 (see table 4). This double instruction is implemented to minimize the chance of an unintentional entering of the idle mode which would leave the watchdog timer's task of system protection without effect.

Note that PCON is not a bit-addressable register, so the above mentioned sequence for entering the idle mode is obtained by byte-handling instructions, as shown in the following example:

ORL	PCON,#00000001 _B	;Set bit IDLE, bit IDLS must not be set
ORL	PCON,#00100000 _B	;Set bit IDLS, bit IDLE must not be set

The instruction that sets bit IDLS is the last instruction executed before going into idle mode.

There are two ways to terminate the idle mode:

- The idle mode can be terminated by activating any enable interrupt. This interrupt will be serviced and normally the instruction to be executed following the RETI instruction will be the one following the instruction that sets the bit IDLS.
- The other way to terminate the idle mode, is a hardware reset. Since the oscillator is still running, the hardware reset must be held active only for two machine cycles for a complete reset.

Power-Down Mode

In the power-down mode, the on-chip oscillator is stopped. Therefore all functions are stopped; only the contents of the on-chip RAM and the SFR's are maintained. The port pins controlled by their port latches output the values that are held by their SFR's.

The port pins which serve the alternate output functions show the values they had at the end of the last cycle of the instruction which initiated the power-down mode; when the clockout signal (CLKOUT, P1.6) is enabled, it will stop at low level. ALE and PSEN hold at logic low level (see table 5).

To enter the power-down mode the pin PE must be on low level. The power-down mode then is entered by two consecutive instructions. The first instruction has to set the flag bit PDE (PCON.1) and must not set bit PDS (PCON.6), the following instruction has to set the start bit PDS (PCON.6) and must not set bit PDE (PCON.1). The hardware ensures that a concurrent setting of both bits, PDE and PDS, does not initiate the power-down mode. Bits PDE and PDS will automatically be cleared after having been set and the value shown by reading one of these bits is always 0 (see table 4). This double instruction is implemented to minimize the chance of unintentionally entering the power-down mode which could possibly "freeze" the chip's activity in an undesired status.

Note that PCON is not a bit-addressable register, so the above mentioned sequence for entering the power-down mode is obtained by byte-handling instructions, as shown in the following example:

ORL PCON,#00000010_B ;Set bit PDE, bit PDS must not be set

ORL PCON,#0100000_B ;Set bit PDS, bit PDE must not be set

The instruction that sets bit PDS is the last instruction executed before going into power-down mode.

The only exit from power-down mode is a hardware reset. Reset will redefine all SFR's, but will not change the contents of the internal RAM.

In the power-down mode of operation, V_{CC} can be reduced to minimize power consumption. It must be ensured, however, that V_{CC} is not reduced before the power-down mode is invoked, and that V_{CC} is restored to its normal operating level, before the power-down mode is terminated. The reset signal that terminates the power-down mode also restarts the oscillator. The reset should not be activated before V_{CC} is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (similar to power-on reset).

Differences in Pin Assignments of the SAB 80C515 and SAB 80515

Since the SAB 80C515 is designed in CMOS technology, this device requires no V_{BB} pin, because the die's substrate is internally connected to V_{CC} .

Furthermore, the RAM backup power supply via pin V_{PD} is replaced by the software- controlled power-down mode and power supply via V_{CC} .

Therefore, pins V_{BB} and V_{PD} of the NMOS version SAB 80515 are used for other functions in the SAB 80C515.

Pin 4 (the former pin V_{PD}) is the new \overline{PE} pin which enables the use of the power saving modes.

Pin 37 (the former pin V_{BB}) becomes an additional V_{CC} pin. Thus, it is possible to insert a decoupling capacitor between pin 37 (V_{CC}) and pin 38 (V_{SS}) very close to the device, thereby avoiding long wiring and reducing the voltage distortion resulting from high dynamic current peaks.

There is a difference between the NMOS and CMOS version concerning the clock circuitry. When the device is driven from an external source, pin XTAL2 must be driven by the clock signal; pin XTAL1, however, must be left open in the SAB 80C515 (must be tied low in the NMOS version). When using the oscillator with a crystal there is no difference in the circuitry.

Thus, due to its pin compatibility the SAB 80C515 normally substitutes any SAB 80515 without redesign of the user's printed circuit board, but the user has to take care that the two V_{CC} pins are hardwired on-chip. In any case, it is recommended that power is supplied on both V_{CC} pins of the SAB 80C515 to improve the power supply to the chip.

If the power saving modes are to be used, pin PE must be tied low, otherwise these modes are disabled.

Instruction Set

The SAB 80C515 / 83C535 has the same instruction set as the industry standard 8051 micro-controller.

A pocket guide is available which contains the complete instruction set in functional and hexadecimal order. Furtheron it provides helpful information about Special Function Registers, Interrupt Vectors and Assembler Directives.

Literature Information

Title	Ordering No.
Microcontroller Family SAB 8051 Pocket Guide	B158-H6579-X-X-7600

Absolute Maximum Ratings

Note Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ($V_{IN} > V_{CC}$ or $V_{IN} < V_{SS}$) the Voltage on V_{CC} pins with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.

DC Characteristics

 $V_{\rm CC} = 5 \text{ V} \pm 10 \text{ }\%; V_{\rm SS} = 0 \text{ V}$

Parameter	Symbol	Limit	values	Unit	Test condition
		min.	max.	-	
Input low voltage (except \overline{EA})	VIL	- 0.5	0.2 V _{CC} - 0.1	V	-
Input low voltage (EA)	V _{IL1}	- 0.5	0.2 V _{CC} - 0.3	V	-
Input high voltage (except RESET and XTAL ²⁾	VIH	0.2 V _{CC} + 0.9	V _{CC} + 0.5	V	-
Input high voltage to XTAL2	V _{IH1}	0.7 V _{CC}	V _{CC} + 0.5	V	-
Input high voltage to RESET	V _{1H2}	0.6 V _{CC}	V _{CC} + 0.5	V	_
Output low voltage, ports 1, 2, 3, 4, 5	V _{OL}	-	- 0.45	V	$I_{\rm OL} = 1.6 \text{ mA}^{-1}$

 $T_{A} = 0$ to 70 °C for the SAB 80C515/80C535 $T_{A} = -40$ to 85 °C for the SAB 80C515/80C535-T3

Notes see page 38.

Parameter	Symbol	Limit values		Unit	Test condition	
		min.	max.			
Output low voltage, port 0, ALE, PSEN	V _{OL1}	-	0.45	V	<i>I</i> _{OL} = 3.2 mA 1)	
Output high voltage, ports 1, 2, 3, 4, 5	V _{OH}	2.4 0.9 V _{CC}		V V	I _{OH} = - 80 μA I _{OH} = - 10 μA	
Output high voltage (port 0 in external bus mode, ALE, PSEN)	V _{OH1}	2.4 0.9 V _{CC}		V V	$I_{OH} = -400 \ \mu A$ $I_{OH} = -40 \ \mu A^{2}$	
Logic 0 input current, ports 1, 2, 3, 4, 5	I _{IL}	- 10	- 70	μΑ	V _{IN} = 0.45 V	
Input low current to RESET for reset	I _{IL2}	- 10	- 100	μA	<i>V</i> _{IN} = 0.45 ∨	
Input low current (XTAL2)	I _{IL3}	-	- 15	μA	V _{IN} = 0.45 V	
Input low current (PE)	I _{IL4}	-	- 20	μA	V _{IN} = 0.45 V	
Logical 1-to-0 transition current, ports 1, 2, 3, 4, 5	I _{TL}	- 65	- 650	μΑ	V _{IN} = 2 V	
Input leakage current (port 0, port 6, AN0-7, EA)	ILI	-	± 1	μA	$0.45 < V_{1N} < V_{CC}$	
Pin capacitance	C _{IO}	-	10	pF	$f_{\rm C}$ = 1 MHz, $T_{\rm A}$ = 25 °C	
Power-supply current: Active mode, 12 MHz ⁶⁾ Idle mode, 12 MHz ⁶⁾ Active mode, 16 MHz ⁶⁾ Idle mode, 16 MHz ⁶⁾ Power-down mode	$-I_{CC}$ $-I_{CC}$ $-I_{CC}$ $-I_{CC}$ $-I_{PD}$	 	35 13 46 17 50	mA mA mA μA	$V_{CC} = 5 \lor 4)$ $V_{CC} = 5 \lor 5)$ $V_{CC} = 5 \lor 4)$ $V_{CC} = 5 \lor 5)$ $V_{CC} = 2 \lor to 5.5 \lor 3)$	

Notes see page 38.

Notes for page 36 and 37:

- Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL} of ALE and ports 1, 3, 4 and 5. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100 pF), the noise pulse on ALE line may exceed 0.8 V. Then, it may be desirable to qualify ALE with a Schmitttrigger, or use an address latch with a Schmitttrigger strobe input.
- 2) Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9 V_{CC} specification when the address bits are stabilizing.
- 3) Power-down I_{CC} is measured with: \overline{EA} = Port 0 = Port 6 = V_{CC} ; XTAL1 = N.C.; XTAL2 = V_{SS} ; \overline{RESET} = V_{CC} ; V_{AGND} = V_{SS} ; all other pins are disconnected.
- 4) I_{CC} (active mode) is measured with: XTAL2 driven with the clock signal according to the figure below; XTAL1 = N.C.; EA = Port 0 = Port 6 = V_{CC} ; RESET = V_{SS} ; all other pins are disconnected. I_{CC} might be slightly higher if a crystal oscillator is used.
- 5) I_{CC} (idle mode) is measured with: XTAL2 driven with the clock signal according to the figure below; XTAL1 = N.C.; $\overline{EA} = V_{SS}$; Port 0 = Port 6 V_{CC} ; RESET = V_{CC} ; all other pins are disconnected; all on-chip peripherals are disabled.
- 6) I_{CC} at other frequencies is given by: Active mode: $I_{CC max}$ (mA) = 2.67 × f_{OSC} (MHz) + 3.00 Idle mode: $I_{CC max}$ (mA) = 0.88 × f_{OSC} (MHz) + 2.50 where f_{OSC} is the oscillator frequency in MHz. $I_{CC max}$ is given in mA and measured at V_{CC} = 5 V (see also notes 4 and 5)

A/D Converter Characteristics

 $V_{CC} = 5 \text{ V} \pm 10 \text{ }$; $V_{SS} = 0 \text{ V}$; $V_{AREF} = V_{CC} \pm 5 \text{ }$; $V_{AGND} = V_{SS} \pm 0.2 \text{ V}$; $V_{IntAREF} - V_{IntAGND} \ge 1 \text{ V}$; $T_A = 0 \text{ to } 70 \text{ }^{\circ}\text{C} \text{ for SAB } 80C515/80C535}$ $T_A = -40 \text{ to } 85 \text{ }^{\circ}\text{C} \text{ for SAB } 80C515/80C535-T40/85}$

Parameter	Symbol	Li	mit val	ues	Unit	Test condition
		min.	typ.	max.		
Analog input voltage	VAINPUT	V _{AGND} - 0.2	-	V _{AREF} + 0.2	V	9)
Analog input capacitance	CI	-	25	45	pF	7)
Load time	tL	-	-	2 t _{CY}	μs	-
Sample time (incl. load time)	ts	-	-	7 t _{CY}	μs	-
Conversion time (incl. sample time)	t _C	-	-	13 t _{CY}	μs	-
Total unadjusted error	TUE	-	± 1	± 2	LSB	$V_{\text{IntAREF}} = V_{\text{AREF}} = V_{\text{CC}}$ $V_{\text{IntAGND}} = V_{\text{AGND}} = V_{\text{SS}}7)$
V _{AREF} supply current	I _{REF}	-	-	5	mA	8)
Internal reference error	VInt REFERR	-		± 30	mV	8)

⁷⁾ The output impedance of the analog source must be low enough to assure full loading of the sample capacitance (C_1) during load time (t_L) . After charging of the internal capacitance (C_1) in the load time (t_L) the analog input must be held constant for the rest of the sample time (t_S)

⁸⁾ The differential impedance r_D of the analog reference voltage source must be less than 1 k α at reference supply voltage.

⁹⁾ Exceeding these limit values at one or more input channels will cause additional current which is sinked / sourced at these channels. This may also affect the accuracy of other channels which are operated within these specifications.

AC Characteristics

 $V_{CC} = 5 \text{ V} \pm 10\%$; $V_{SS} = 0 \text{ V}$ (C_{L} for Port 0, ALE and \overrightarrow{PSEN} outputs = 100 pF; C_{L} for all outputs = 80 pF); $T_{A} = 0$ to 70 °C for SAB 80C515/80C535 $T_{A} = -40$ to 85 °C for SAB 80C515/80C535-T40/85

Parameter	Symbol	Limit values				
		12 MHz clock		Variabl 1/t _{CLCL} = 3.5 N		
		min.	max.	min.	max.	

Program Memory Characteristics

ALE pulse width	t _{LHLL}	127	-	$2 t_{C LCL} - 40$	-	ns
Address setup to ALE	t _{AVLL}	53	-	t _{CLCL} – 30	-	ns
Address hold after ALE	t _{LLAX}	48	-	t _{CLCL} – 35	-	ns
ALE to valid instruction in		-	233	-	4 t _{CLCL} – 100	ns
ALE to PSEN	t _{LLPL}	58	-	t _{CLCL} – 25	-	ns
PSEN pulse width	t _{PLPH}	215		3 t _{CLCL} – 35		ns
PSEN to valid instruction in	^t PLIV	-	150	-	3 t _{CLCL} – 100	ns
Input instruction hold after PSEN	^t PXIX	0	-	0	-	ns
Input instruction float after PSEN	^t PXIZ ¹⁾	-	63	-	t _{CLCL} - 20	ns
Address valid after PSEN	^t PXAV ¹⁾	75		t _{CLCL} -8		ns
Address to valid instruc- tion in	t _{AVIV}	-	302	-	5 t _{CLCL} – 115	ns
Address float to PSEN	t _{AZPL}	0	-	0	-	ns

 Interfacing the SAB 80C515 to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

Parameter	Symbol	Limit values				
		12 MHz clock		Variabl 1/t _{CLCL} = 3.5 N		
		min.	max.	min.	max.	


External Data Memory Characteristics

RD pulse width	^t RLRH	400	-	6 <i>t</i> _{CLCL} – 100	_	ns
WR pulse width	t _{WLWH}	400	-	6 t _{CLCL} - 100	-	ns
Address hold after ALE	t _{LLAX2}	132	_	2 t _{CLCL} - 35	-	ns
RD to valid data in	t _{RLDV}	-	252	-	5 <i>t</i> _{CLCL} – 165	ns
DATA hold after RD	t _{RHDX}	0	-	0		ns
Data float after RD	^t RHDZ	-	97	-	2 <i>t</i> _{CLCL} – 70	ns
ALE to valid data in	t _{LLDV}	-	517	-	8 <i>t</i> _{CLCL} – 150	ns
Address to valid data in	t _{AVDV}	-	585	-	9 <i>t</i> _{CLCL} – 165	ns
ALE to \overline{WR} or \overline{RD}		200	300	3 <i>t</i> _{CLCL} – 50	3 <i>t</i> _{CLCL} + 50	ns
\overline{WR} or \overline{RD} high to ALE high	t _{WHLH}	43	123	$t_{\text{CLCL}} - 40$	$t_{\text{CLCL}} + 40$	ns
Address valid to \overline{WR}	t _{AVWL}	203	_	4 <i>t</i> _{CLCL} – 130	-	ns
Data valid to \overline{WR} transition	^t QVWX	33	-	$t_{\rm CLCL} - 50$	-	ns
Data setup before \overline{WR}	t _{QVWH}	288	_	7 t _{CLCL} – 150	-	ns
Data hold after \overline{WR}	^t WHQX	13	-	$t_{CLCL} - 50$	-	ns
Address float after RD	t _{RLAZ}	-	0	-	0	ns

Parameter	Symbol	Limit	values	Unit		
		Variable clock Frequ. = 3.5 MHz to 12 MHz				
		min.	max.			

External Clock Drive

Oscillator period	t _{CLCL}	83.3	285	ns
Oscillator frequency	1/t _{CLCL}	0.5	12	MHz
High time	^t CHCX	20	-	ns
Low time	t _{CLCX}	20	-	ns
Rise time	^t CLCH	-	20	ns
Fall time	^t CHCL	-	20	ns




External Clock Cycle

Parameter	Symbol		Limit values				
		12 MHz clock		Variable clock 1/t _{CLCL} = 3.5 MHz to 12 MHz			
		min.	max.	min.	max.		

System Clock Timing

ALE to CLKOUT	t _{LLSH}	543	_	7 <i>t</i> _{CLCL} – 40	-	ns
CLKOUT high time	t _{SHSL}	127	_	2 <i>t</i> _{CLCL} – 40	-	ns
CLKOUT low time	t _{SLSH}	793	_	10 <i>t</i> _{CLCL} – 40	_	ns
CLKOUT low to ALE high	^t SLLH	43	123	<i>t</i> _{CLCL} – 40	t_{CLCL} + 40	ns



System Clock Timing

AC Characteristics for SAB 80C515-16/80C535-16

 $V_{CC} = 5 \text{ V} \pm 10 \text{ }\%; V_{SS} = 0 \text{ V} (C_{L} \text{ for Port 0, ALE and PSEN outputs} = 100 \text{ pF};$ $C_{L} \text{for all outputs} = 80 \text{ pF})$ $T_{A} = 0 \text{ to } 70 \text{ }^{\circ}\text{C} \text{ for SAB } 80\text{C515-16}/80\text{C535-16}$ $T_{A} = -40 \text{ to } 85 \text{ }^{\circ}\text{C} \text{ for SAB } 80\text{C515-16}/80\text{C535-16-T40}/85$

Parameter	Symbol	Limit values				
		16 MHz clock			e clock 1Hz to 16 MHz	
		min.	max.	min.	max.	

Program Memory Characteristics

ALE pulse width	t LHLL	85	-	$2 t_{CLCL} - 40$	-	ns
Address setup to ALE	t AVLL	33	-	t _{CLCL} – 30	-	ns
Address hold after ALE	t _{LLAX}	28	-	t _{CLCL} - 35	-	ns
ALE to valid instruction in	t _{LLIV}	-	150	-	4 <i>t</i> _{CLCL} – 100	ns
ALE to PSEN	t _{LLPL}	38	-	t _{CLCL} – 25	-	ns
PSEN pulse width	t _{PLPH}	153		3 t _{CLCL} – 35		ns
PSEN to valid instruction in	t _{PLIV}	-	88	-	3 <i>t</i> _{CLCL} – 100	ns
Input instruction hold after PSEN	^t PXIX	0	-	0	-	ns
Input instruction float after PSEN	t _{PXIZ} 1)	-	43	-	<i>t</i> _{CLCL} – 20	ns
Address valid after PSEN	t PXAV ¹⁾	55		t _{CLCL} – 8		ns
Address to valid instruction in	t AVIV	-	198	-	5 t _{CLCL} – 115	ns
Address float to PSEN	t AZPL	0	-	0	-	ns
		•		•		

 Interfacing the SAB 80C515-16 to devices with float times up to 55 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

Parameter	Symbol	Limit values					
			16 MHz clock		Variable clock 1/ _{tCLCL} = 3.5 MHz to 16 MHz		
		min.	max.	min.	max.		


External Data Memory Characteristics

-						
RDpulse width	t _{RLRH}	275	-	6 <i>t</i> _{CLCL} – 100	-	ns
WR pulse width	t _{WLWH}	275	-	6 <i>t</i> _{CLCL} – 100	-	ns
Address hold after ALE	t _{LLAX2}	90	-	2 <i>t</i> _{CLCL} – 35	-	ns
RD to valid data in	t _{RLDV}	-	148	-	5 <i>t</i> _{CLCL} – 165	ns
Data hold after RD	t _{RHDX}	0	-	0	-	ns
Data float after RD	t _{RHDZ}	_	55	-	2 <i>t</i> _{CLCL} – 70	ns
ALE to valid data in	t _{LLDV}	_	350	-	8 <i>t</i> _{CLCL} – 150	ns
Address to valid data in	t _{AVDV}	_	398	-	9 <i>t</i> _{CLCL} – 165	ns
ALE to WR or RD	t _{LLWL}	138	238	3 <i>t</i> _{CLCL} – 50	3 <i>t</i> _{CLCL} + 50	ns
WR or RD high to ALE high	t _{WHLH}	23	103	<i>t</i> _{CLCL} – 40	$t_{CLCL} + 40$	ns
Address valid to WR	<i>t</i> _{AVWL}	120	-	4 <i>t</i> _{CLCL} – 130	-	ns
Data valid to \overline{WR} transition	t _{QVWX}	13	-	$t_{\rm CLCL} - 50$	-	ns
Data setup before \overline{WR}	t _{QVWH}	288	_	7 t _{CLCL} – 150	-	ns
Data hold after \overline{WR}	t _{WHQX}	13	-	$t_{CLCL} - 50$	-	ns
Address float after RD	t _{RLAZ}	-	0	_	0	ns

Parameter	Symbol	Limit values			
		e clock IHz to 16 MHz			
		min.	max.		

External Clock Drive

Oscillator period	^t CLCL	62.5	285	ns
Oscillator frequency	1/t _{CLCL}	0.5	16	MHz
High time	^t CHCX	15	-	ns
Low time	^t CLCX	15	-	ns
Rise time	^t CLCH	-	15	ns
Fall time	^t CHCL	-	15	ns




External Clock Cycle

Parameter	Symbol	Limit values				
		16 MHz clock		Variable clock 1/t _{CLCL} = 3.5 MHz to 16 MHz		
		min.	max.	min.	max.	

System Clock Timing

ALE to CLK OUT	t _{LLSH}	398	_	7 <i>t</i> _{CLCL} – 40	-	ns
CLK OUT high time	t _{SHSL}	85	-	2 <i>t</i> _{CLCL} – 40	-	ns
CLK OUT low time	t _{SLSH}	585	_	10 <i>t</i> _{CLCL} – 40	-	ns
CLK OUT low to ALE high	^t SLLH	23	103	<i>t</i> _{CLCL} – 40	<i>t</i> _{CLCL} + 40	ns



System Clock Timing

AC Characteristics for SAB 80C515-20 / 80C535-20

 $V_{CC} = 5 \text{ V} \pm 10 \text{ }\%; V_{SS} = 0 \text{ }V$ $T_A = 0 \text{ }^{\circ}C \text{ to } + 70 \text{ }^{\circ}C$ ($C_L \text{ for port 0, ALE and PSEN outputs = 100 pF; C_L \text{ for all other outputs = 80 pF}$)

Parameter	Symbol	Limit values				
		20 MHz clock 1/		Variable clock 1/t _{CLCL} = 3.5 MHz to 20 MHz		
		min.	max.	min.	max.	

Program Memory Characteristics

ALE pulse width	t _{LHLL}	60	_	2 <i>t</i> _{CLCL} – 40	-	ns
Address setup to ALE	t _{AVLL}	20	-	<i>t</i> _{CLCL} – 30	-	ns
Address hold after ALE	t _{LLAX}	20	-	<i>t</i> _{CLCL} – 30	-	ns
ALE low to valid instr in	t _{LLIV}	-	100	-	4 <i>t</i> _{CLCL} – 100	ns
ALE to PSEN	t _{LLPL}	25	-	t _{CLCL} – 25	-	ns
PSEN pulse width	t _{PLPH}	115	-	3 t _{CLCL} – 35	-	ns
PSEN to valid instr in	t _{PLIV}	_	75	-	3 <i>t</i> _{CLCL} – 75	ns
Input instruction hold after PSEN	^t PXIX	0	_	0	_	ns
Input instruction float after PSEN	t _{PXIZ} *)	-	40	_	<i>t</i> _{CLCL} – 10	ns
Address valid after PSEN	t _{PXAV} *)	47	-	$t_{\text{CLCL}} - 3$	-	ns
Address to valid instr in	t _{AVIV}	-	190	-	5 <i>t</i> _{CLCL} – 60	ns
Address float to PSEN	t _{AZPL}	0	_	0	_	ns

*) Interfacing the SAB 80C515 / 80C535 microcontrollers to devices with float times up to 45 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

Parameter	Symbol	Limit values				Unit
		20 MHz clock		Variable clock 1/t _{CLCL} = 3.5 MHz to 20 MHz		
		min.	max.	min.	max.	


External Data Memory Characteristics

-						
RD pulse width	t _{RLRH}	200	-	6 <i>t</i> _{CLCL} – 100	_	ns
WR pulse width	t _{WLWH}	200	-	6 <i>t</i> _{CLCL} – 100	_	ns
Address hold after ALE	t _{LLAX2}	65	-	2 <i>t</i> _{CLCL} – 35	-	ns
\overline{RD} to valid data in	t _{RLDV}	-	155	_	5 t _{CLCL} – 95	ns
Data hold after RD	t _{RHDX}	0	-	0	-	ns
Data float after RD	^t RHDZ	-	40	-	2 <i>t</i> _{CLCL} – 60	ns
ALE to valid data in	t _{LLDV}	-	250	-	8 <i>t</i> _{CLCL} – 150	ns
Address to valid data in	<i>t</i> _{AVDV}	-	285	_	9 <i>t</i> _{CLCL} – 165	ns
ALE to WR or RD	t _{LLWL}	100	200	3 <i>t</i> _{CLCL} – 50	3 <i>t</i> _{CLCL} + 50	ns
Address valid to \overline{WR} or \overline{RD}	<i>t</i> _{AVWL}	70	-	4 <i>t</i> _{CLCL} – 130	_	ns
WR or RD high to ALE high	^t WHLH	20	80	<i>t</i> _{CLCL} – 30	<i>t</i> _{CLCL} + 30	ns
Data valid to \overline{WR} transition	t _{QVWX}	5	-	t _{CLCL} – 45	-	ns
Data setup before WR	t _{QVWH}	200	-	7 <i>t</i> _{CLCL} – 150	-	ns
Data hold after \overline{WR}	^t WHQX	10	-	<i>t</i> _{CLCL} – 40	-	ns
Address float after RD	^t RLAZ	-	0	_	0	ns

Parameter	Symbol	Limit	Unit
		Variable clock 1/t _{CLCL} = 3.5 MHz to 20 MHz	
		min.	max.

External Clock Drive

Oscillator period	t _{CLCL}	50	285	ns
High time	^t CHCX	12	$t_{\text{CLCL}} - t_{\text{CLCX}}$	ns
Low time	t _{CLCX}	12	t _{CLCL} – t _{CHCX}	ns
Rise time	^t CLCH	-	12	ns
Fall time	^t CHCL	-	12	ns




External Clock Cycle

Parameter	Symbol	Limit values			Unit	
		20 MHz clock		Variable clock 1/t _{CLCL} = 3.5 MHz to 20 MHz		
		min.	max.	min.	max.	

System Clock Timing

ALE to CLKOUT	t _{LLSH}	310	_	7 <i>t</i> _{CLCL} – 40	_	ns
CLKOUT high time	t _{SHSL}	60	-	2 <i>t</i> _{CLCL} – 40	_	ns
CLKOUT low time	t _{SLSH}	460	-	10 <i>t</i> _{CLCL} – 40	_	ns
CLKOUT low to ALE high	t _{SLLH}	10	90	<i>t</i> _{CLCL} – 40	<i>t</i> _{CLCL} + 40	ns



External Clock Cycle


ROM Verification Characteristics

 T_{A} = 25 °C ± 5 °C; V_{CC} = 5 V ± 10 %; V_{SS} = 0 V

Parameter	Symbol	Limit v	values	Unit
		min.	max.	


ROM Verification

Address to valid data	t _{AVQV}	-	48 t _{CLCL}	ns
ENABLE to valid data	t _{ELQV}	-	48 t _{CLCL}	ns
Data float after ENABLE	^t EHOZ	0	48 t _{CLCL}	ns
Oscillator frequency	1/t _{CLCL1}	4	6	MHz
Address to valid data	t _{AVQV}	-	48 t _{CLCL}	ns




ROM Verification

Waveforms




Program Memory Read Cycle




Data Memory Read Cycle

Semiconductor Group




Data Memory Write Cycle




begins to float when a 100 mV deviation from the load voltage V_{OH}/V_{OL} occurs. $I_{OL}/I_{OH} \ge \pm 20$ mA.

Recommended Oscillator Circuits




AC Testing: Input, Output Waveforms



AC Testing: Float Waveforms

Package Outlines




Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device

Package Outlines



Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device